{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:20:56Z","timestamp":1730240456471,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2004.1399727","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T13:26:51Z","timestamp":1112275611000},"page":"499-502","source":"Crossref","is-referenced-by-count":4,"title":["A 64-way VLIW\/SIMD FPGA architecture and design flow"],"prefix":"10.1109","author":[{"given":"A.K.","family":"Jones","sequence":"first","affiliation":[]},{"given":"R.","family":"Hoare","sequence":"additional","affiliation":[]},{"given":"I.S.","family":"Kourtev","sequence":"additional","affiliation":[]},{"given":"J.","family":"Fazekas","sequence":"additional","affiliation":[]},{"given":"D.","family":"Kusic","sequence":"additional","affiliation":[]},{"given":"J.","family":"Foster","sequence":"additional","affiliation":[]},{"given":"S.","family":"Boddie","sequence":"additional","affiliation":[]},{"given":"A.","family":"Muaydh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Tritanium Augmenting the Trimaran Compiler Infrastructure To Support IA64 Code Generation","year":"0","author":"chobe","key":"3"},{"key":"2","article-title":"Enhancing the trimaran compiler infrastructure to support strongARM code generation","volume":"crest tr 1 1","author":"chakrapani","year":"2001","journal-title":"Technical Report"},{"journal-title":"Trimaran An Infrastructure for Research in Instruction-Level Parallelism","year":"1998","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/165939.165959"},{"year":"0","key":"6"},{"key":"5","article-title":"Elcor's machine description system: Version 3.0","volume":"hpl 98 128","author":"aditya","year":"1998","journal-title":"Technical Report"},{"key":"4","article-title":"The IMPACT EPIC 1.0 architecture and instruction set reference manual","volume":"impact 98 4","author":"august","year":"1998","journal-title":"Technical Report"},{"key":"8","first-page":"345","article-title":"A 64-way SIMD processing architecture on an FPGA","author":"hoare","year":"2003","journal-title":"Proc IASTED Parallel and Distributed Computing Systems Conference"}],"event":{"name":"2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","location":"Tel Aviv, Israel"},"container-title":["Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9627\/30421\/01399727.pdf?arnumber=1399727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T23:40:13Z","timestamp":1489534813000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1399727\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icecs.2004.1399727","relation":{},"subject":[]}}