{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:24:13Z","timestamp":1729617853617,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2004.1399732","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T13:26:51Z","timestamp":1112275611000},"page":"519-522","source":"Crossref","is-referenced-by-count":3,"title":["Pattern search in hierarchical high-level designs"],"prefix":"10.1109","author":[{"given":"Z.","family":"Terem","sequence":"first","affiliation":[]},{"given":"G.","family":"Kamhi","sequence":"additional","affiliation":[]},{"given":"M.Y.","family":"Vardi","sequence":"additional","affiliation":[]},{"given":"A.","family":"Irron","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/321921.321925"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1145\/157485.164556","article-title":"SubGemini: Identifying sub-circuits using a fast subgraph isomorphism algorithm","author":"ohlrich","year":"1993","journal-title":"Proceedings of ACM\/IEEE Design Automation Conference"},{"key":"12","article-title":"Reducing power dissipation by structural transformations","author":"rohfleisch","year":"1996","journal-title":"Proc 33rd DAC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"key":"2","article-title":"Netlist processing for custom VLSI via pattern matching","volume":"csl tr 95 681","author":"chanak","year":"1995","journal-title":"Technical Report"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14809"},{"key":"10","article-title":"Graph pattern matching using constraint satisfaction","author":"larrosa","year":"2000","journal-title":"Proc Joint APPLIGRAPH and GETGRATS Workshop on Graph Systems Transformation"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"7"},{"key":"6","article-title":"Validating VLSI circuit layout by wirelist comparison","author":"ebeling","year":"0","journal-title":"Proc of ICCAD-83"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1998.665284"},{"journal-title":"Constraint Processing","year":"2003","author":"dechter","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1145\/37888.37940","article-title":"dagon: technology binding and local optimization by dag matching","author":"keutzer","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"journal-title":"High-Level Synthesis","year":"0","author":"gajski","key":"8"}],"event":{"name":"2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","location":"Tel Aviv, Israel"},"container-title":["Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9627\/30421\/01399732.pdf?arnumber=1399732","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:51:07Z","timestamp":1497621067000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1399732\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icecs.2004.1399732","relation":{},"subject":[]}}