{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T01:02:42Z","timestamp":1774400562746,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1109\/icecs.2005.4633369","type":"proceedings-article","created":{"date-parts":[[2008,9,29]],"date-time":"2008-09-29T16:03:55Z","timestamp":1222704235000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Calibration of sampling instants in a multiple channel time-interleaved analog-to-digital converter"],"prefix":"10.1109","author":[{"given":"David","family":"Camarero","sequence":"first","affiliation":[{"name":"ENST Paris, COMELEC Dept., France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Francois","family":"Naviner","sequence":"additional","affiliation":[{"name":"ENST Paris, COMELEC Dept., France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Loumeau","sequence":"additional","affiliation":[{"name":"ENST Paris, COMELEC Dept., France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016629"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821302"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.838434"},{"key":"ref5","first-page":"396","article-title":"A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications","author":"wu","year":"2001","journal-title":"2001 IEEE Int l Solid-State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010384"},{"key":"ref7","first-page":"i.369","article-title":"A generalized timing-skew-free, multi-phase clock generation platform for parallel sampled-data systems","volume":"1","author":"sin","year":"2004","journal-title":"Proc 2004 Intl Symp Circuits and Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/19.6060"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.826812"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051512"}],"event":{"name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2005)","location":"Gammarth, Tunisia","start":{"date-parts":[[2005,12,11]]},"end":{"date-parts":[[2005,12,14]]}},"container-title":["2005 12th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4617928\/4633368\/04633369.pdf?arnumber=4633369","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T00:31:43Z","timestamp":1774398703000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4633369\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icecs.2005.4633369","relation":{},"subject":[],"published":{"date-parts":[[2005,12]]}}}