{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T01:02:32Z","timestamp":1774400552668,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1109\/icecs.2005.4633386","type":"proceedings-article","created":{"date-parts":[[2008,9,29]],"date-time":"2008-09-29T16:03:55Z","timestamp":1222704235000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Nonuniform sampling digital PLL with fast error correction technique"],"prefix":"10.1109","author":[{"given":"Abdallah","family":"Al-Zaabi","sequence":"first","affiliation":[{"name":"Etisalat University College, P.O. Box 980, Sharjah, UAE"}]},{"given":"Mahmoud","family":"Al-Qutayri","sequence":"additional","affiliation":[{"name":"Etisalat University College, P.O. Box 980, Sharjah, UAE"}]},{"given":"Saleh","family":"Al-Araji","sequence":"additional","affiliation":[{"name":"Etisalat University College, P.O. Box 980, Sharjah, UAE"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1982.1095407"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1981.11986"},{"key":"ref6","article-title":"An Adaptive Time Delay Digital Tanlock Loop with Improved Locking Range","author":"al-araji","year":"2004","journal-title":"Wireless 2004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/78.934151"},{"key":"ref8","article-title":"A High performance Time-Delay Digital Tanlock Loop","author":"al-araji","year":"2003","journal-title":"Proc Int Signal Processing Conference (ISPC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2004.1354116"},{"key":"ref2","article-title":"Phase-Locked Loops: Design, Simulation, and Applications","author":"best","year":"2003"},{"key":"ref1","article-title":"Phaselock Techniques","author":"gardner","year":"1979"}],"event":{"name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2005)","location":"Gammarth, Tunisia","start":{"date-parts":[[2005,12,11]]},"end":{"date-parts":[[2005,12,14]]}},"container-title":["2005 12th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4617928\/4633368\/04633386.pdf?arnumber=4633386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T00:31:36Z","timestamp":1774398696000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4633386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icecs.2005.4633386","relation":{},"subject":[],"published":{"date-parts":[[2005,12]]}}}