{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T01:02:20Z","timestamp":1774400540714,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1109\/icecs.2005.4633548","type":"proceedings-article","created":{"date-parts":[[2008,9,29]],"date-time":"2008-09-29T16:03:55Z","timestamp":1222704235000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Analysis and optimization of a low-voltage class-AB output stage"],"prefix":"10.1109","author":[{"given":"Walter","family":"Aloisi","sequence":"first","affiliation":[{"name":"Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universit\u00e0 di Catania, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Giustolisi","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universit\u00e0 di Catania, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universit\u00e0 di Catania, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.340423"},{"key":"ref3","article-title":"Analog Integrated Circuit Design","author":"johns","year":"1997"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/82.821549"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052449"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020927"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"915","DOI":"10.1109\/4.678659","article-title":"Low-Voltage Class AB Buffers with Quiscent Current Control","volume":"33","author":"you","year":"1998","journal-title":"IEEE Journ of Solid-State Circuits"},{"key":"ref2","article-title":"Low-Voltage\/Low-Power Integrated Circuits and Systems","author":"sanchez-sinencio","year":"1999"},{"key":"ref9","article-title":"Feedback Amplifiers: Theory and Design","author":"palumbo","year":"2002"},{"key":"ref1","article-title":"Low-Power CMOS VLSI Circuit Design","author":"roy","year":"2000"}],"event":{"name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2005)","location":"Gammarth, Tunisia","start":{"date-parts":[[2005,12,11]]},"end":{"date-parts":[[2005,12,14]]}},"container-title":["2005 12th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4617928\/4633368\/04633548.pdf?arnumber=4633548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T00:31:27Z","timestamp":1774398687000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4633548\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icecs.2005.4633548","relation":{},"subject":[],"published":{"date-parts":[[2005,12]]}}}