{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T01:02:52Z","timestamp":1774400572940,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1109\/icecs.2005.4633560","type":"proceedings-article","created":{"date-parts":[[2008,9,29]],"date-time":"2008-09-29T16:03:55Z","timestamp":1222704235000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A combined FPAA-FPGA platform for mixed-signals design space exploration"],"prefix":"10.1109","author":[{"given":"L.","family":"Dorie","sequence":"first","affiliation":[{"name":"ENSTA 32 Bvd Victor, 75739 Paris Cedex, FRANCE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Hammami","sequence":"additional","affiliation":[{"name":"ENSTA 32 Bvd Victor, 75739 Paris Cedex, FRANCE"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"0","journal-title":"Maxim Ie Devices Filters"},{"key":"ref11","year":"0","journal-title":"Synopsys Circuit Explorer"},{"key":"ref12","article-title":"Anadigm Designer2 User Manual","year":"2004","journal-title":"UM020800-UOOI"},{"key":"ref13","article-title":"Designing and Building High Order Filters","year":"0","journal-title":"Application Note 8 Anadigm AP02800-U008"},{"key":"ref14","article-title":"Anadigm ANI2IE04 User Manual","year":"2002"},{"key":"ref15","article-title":"Anadigmvortex AN22 1 D04 Evaluation Board User Manual","year":"2002"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808584"},{"key":"ref17","year":"0","journal-title":"80\/105 MSPS AID Converter Data Sheet (Rev B7\/03) Analog Device"},{"key":"ref18","year":"0","journal-title":"ADM-XRC-II PCI Mezzanine Card User Guide Version 1 9"},{"key":"ref19","article-title":"XRM-ADC Single Channel Data Acquisition Module User Guide","year":"0","journal-title":"Version 1 1"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3707-3","article-title":"Systematic Design of Analog IP Blocks","author":"vandenbussche","year":"2003"},{"key":"ref3","year":"0","journal-title":"International Technology Roadmap for Semiconductors Edition 2003 Radio Frequency and AnaloglMixed Signal Technologies for Wireless Communications"},{"key":"ref6","article-title":"A Continuous-timejield Programmable Analog Array (FP AA) Consisting of Digitally Reconfigurable GM-CELLS","author":"becker","year":"2004","journal-title":"Proc ISCAS 2004"},{"key":"ref5","article-title":"Behavioral Modeling of RF Filters in VHDL-AMS for Automated architectural and parametric optimization","author":"kazmierski","year":"2004","journal-title":"Proc ISCAS 2004"},{"key":"ref8","first-page":"673","article-title":"Design of optimal digitaljilter using a parallel genetic algorithm","volume":"42","author":"xu","year":"1995","journal-title":"Circuits and Systems II Analog and Digital Signal Processing IEEE Transactions on [See Also Circuits and Systems II Express Briefs IEEE Transactions on]"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.820240"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSW.2004.1284135"},{"key":"ref9","first-page":"3304","article-title":"Automatic design of frequency samplingjilters by hybrid genetic algorithm techniques","volume":"46","author":"harris","year":"1998","journal-title":"Signal Processing IEEE Transactions on [See Also Acoustics Speech and Signal Processing IEEE Transactions On]"},{"key":"ref1","article-title":"A methodology for the design of configurable computing machines for software radio handsets","author":"ghali","year":"2004","journal-title":"VTC 2004"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2003.817234"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1068009.1068283"},{"key":"ref21","article-title":"Mixed Signal Design Space Exploration through Analog Platforms","author":"de bernardinis","year":"2005","journal-title":"DAC 2005"},{"key":"ref24","article-title":"Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performnaces Hypersurfaces","author":"eeckelaert","year":"2005","journal-title":"Proc DATE"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.208"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775855"},{"key":"ref25","article-title":"RF Front End Application and Technology Trends","author":"hoojmans","year":"2003","journal-title":"Proc DAC 2003"}],"event":{"name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2005)","location":"Gammarth, Tunisia","start":{"date-parts":[[2005,12,11]]},"end":{"date-parts":[[2005,12,14]]}},"container-title":["2005 12th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4617928\/4633368\/04633560.pdf?arnumber=4633560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T00:31:50Z","timestamp":1774398710000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4633560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/icecs.2005.4633560","relation":{},"subject":[],"published":{"date-parts":[[2005,12]]}}}