{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T01:02:31Z","timestamp":1774400551058,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1109\/icecs.2005.4633590","type":"proceedings-article","created":{"date-parts":[[2008,9,29]],"date-time":"2008-09-29T16:03:55Z","timestamp":1222704235000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An algebraic approach for transistor circuit synthesis"],"prefix":"10.1109","author":[{"family":"Hiroaki Yoshida","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, 113-8656, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Makoto Ikeda","sequence":"additional","affiliation":[{"name":"VLSI Design and Education Center(VDEC), University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, 113-8656, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kunihiro Asada","sequence":"additional","affiliation":[{"name":"VLSI Design and Education Center(VDEC), University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, 113-8656, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"241","article-title":"Design Optimization with Automated Flex-Cell Creation","author":"bhattacharya","year":"2002","journal-title":"Closing the Gap between ASIC & Custom"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277150"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222593"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/321229.321232"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1990.0057"},{"key":"ref7","article-title":"Exact Circuit Synthesis","author":"drechsler","year":"1998","journal-title":"Int Workshop Logic Synthesis"},{"key":"ref2","article-title":"abraCAD Documentation","year":"2003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.644605"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597167"}],"event":{"name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2005)","location":"Gammarth, Tunisia","start":{"date-parts":[[2005,12,11]]},"end":{"date-parts":[[2005,12,14]]}},"container-title":["2005 12th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4617928\/4633368\/04633590.pdf?arnumber=4633590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T00:31:35Z","timestamp":1774398695000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4633590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icecs.2005.4633590","relation":{},"subject":[],"published":{"date-parts":[[2005,12]]}}}