{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:32:38Z","timestamp":1725474758908},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1109\/icecs.2005.4633599","type":"proceedings-article","created":{"date-parts":[[2008,9,29]],"date-time":"2008-09-29T16:03:55Z","timestamp":1222704235000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Considering layout for test scheduling of core-based SoCs"],"prefix":"10.1109","author":[{"given":"Yu","family":"Xia","sequence":"first","affiliation":[]},{"given":"Malgorzata","family":"Chrzanowska-Jeske","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041804"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337531"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480159"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913361"},{"key":"ref15","article-title":"Core-based SoC Test Scheduling Using Evolutionary Algorithm","author":"xia","year":"2003","journal-title":"Proceeding CCECE"},{"journal-title":"ITC'02 SOC Test Benchmarks Web Site","year":"0","author":"jan marinissen","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046260"},{"key":"ref4","first-page":"1.1-1","article-title":"Test Access Methodology for System-on-Chip Testing","author":"chakraborty","year":"2000","journal-title":"Digest of the Int Workshop on Testing Embedded Core-Based System-Chips"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743167"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514092"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843836"},{"key":"ref8","first-page":"1023","article-title":"Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip Design","author":"iyenger","year":"2001","journal-title":"Proc of ITC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6527-4_5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"}],"event":{"name":"2005 12th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2005)","start":{"date-parts":[[2005,12,11]]},"location":"Gammarth","end":{"date-parts":[[2005,12,14]]}},"container-title":["2005 12th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4617928\/4633368\/04633599.pdf?arnumber=4633599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,11,19]],"date-time":"2018-11-19T20:15:53Z","timestamp":1542658553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4633599\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icecs.2005.4633599","relation":{},"subject":[],"published":{"date-parts":[[2005,12]]}}}