{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:07:06Z","timestamp":1773792426474,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/icecs.2007.4510959","type":"proceedings-article","created":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T16:21:05Z","timestamp":1210004465000},"page":"178-181","source":"Crossref","is-referenced-by-count":4,"title":["FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration"],"prefix":"10.1109","author":[{"given":"R.","family":"Senhadji-Navarro","sequence":"first","affiliation":[{"name":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Garcia-Vargas","sequence":"additional","affiliation":[{"name":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Jimenez-Moreno","sequence":"additional","affiliation":[{"name":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Civit-Balcells","sequence":"additional","affiliation":[{"name":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:20046007"},{"key":"ref3","first-page":"559","article-title":"(Self-)reconfigurable Finite State Machines: Theory and Implementation","author":"teich","year":"2002","journal-title":"Proceedings of the International Conference on Design Automation and Test in Europe (DATE'02)"},{"key":"ref6","article-title":"XST User Guide","year":"0"},{"key":"ref5","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(02)00067-X"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.1333270"}],"event":{"name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","location":"Marrakech, Morocco","start":{"date-parts":[[2007,12,11]]},"end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 14th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4456901\/4510892\/04510959.pdf?arnumber=4510959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:21:22Z","timestamp":1773778882000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4510959\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/icecs.2007.4510959","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}