{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:08:08Z","timestamp":1773792488340,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/icecs.2007.4510960","type":"proceedings-article","created":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T16:21:05Z","timestamp":1210004465000},"page":"182-185","source":"Crossref","is-referenced-by-count":15,"title":["FinFET technology for analog and RF circuits"],"prefix":"10.1109","author":[{"given":"B.","family":"Parvais","sequence":"first","affiliation":[{"name":"IMEC, Kapeldreef 75, B-3001 Leuven, Belgium. E-mail: parvais@imec.be"}]},{"given":"V.","family":"Subramanian","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef 75, B-3001 Leuven, Belgium; Katholieke Universiteit Leuven, ESAT, Kasteelpark Arenberg 10, B-3001 Leuven, Belgium"}]},{"given":"A.","family":"Mercha","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef 75, B-3001 Leuven, Belgium"}]},{"given":"M.","family":"Dehan","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef 75, B-3001 Leuven, Belgium"}]},{"given":"P.","family":"Wambacq","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef 75, B-3001 Leuven, Belgium; Vrije Universiteit Brussels, ETRO, Pleinlaan 2, B-1050 Brussels, Belgium"}]},{"given":"W.","family":"Sanssen","sequence":"additional","affiliation":[{"name":"Katholieke Universiteit Leuven, ESAT, Kasteelpark Arenberg 10, B-3001 Leuven, Belgium"}]},{"given":"G.","family":"Groeseneken","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef 75, B-3001 Leuven, Belgium"}]},{"given":"S.","family":"Decoutere","sequence":"additional","affiliation":[{"name":"IMEC, Kapeldreef 75, B-3001 Leuven, Belgium"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.891252"},{"key":"ref11","first-page":"76","article-title":"Suitability of FinFET technology for low-power mixed-signal applications","author":"parvais","year":"2006","journal-title":"Proc ICICDT"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378337"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.882524"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.901154"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SMIC.2007.322761"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1161","DOI":"10.1109\/TED.2006.872093","article-title":"An analytic potential model for symmetric and asymmetric DG MOSFETs","volume":"53","author":"lu","year":"2006","journal-title":"IEEE Trans Electr Dev"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.881007"},{"key":"ref18","article-title":"FinFET compact model describing dc and RF measurements","author":"smit","year":"0","journal-title":"Proc IEDM 2006"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2007.895711"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.848098"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2003.12.020"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1088\/0268-1242\/22\/5\/005","article-title":"Comparative analysis of nanoscale MOS device architectures for RF applications","volume":"22","author":"kranti","year":"2007","journal-title":"Semicond Sci Technol"},{"key":"ref5","article-title":"Dependence of FinFET RF performance on fin width","author":"lederer","year":"2006","journal-title":"Proc SiRFIC 2006"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.888670"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.871876"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609503"},{"key":"ref1","first-page":"45","article-title":"Analog\/RF circuit design techniques for nanometerscale IC technologies","author":"nauta","year":"2005","journal-title":"Proc ESSCIRC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2007.4357841"},{"key":"ref20","article-title":"Analog and RF circuits in 45 nm CMOS and below: planar bulk versus FinFET","author":"wambacq","year":"2006","journal-title":"Proc ESSCIRC"},{"key":"ref22","article-title":"Analog Design Challenges and Trade-Offs using Emerging Materials and Devices","author":"fulde","year":"0","journal-title":"ESSDERC 2007"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696221"}],"event":{"name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","location":"Marrakech, Morocco","start":{"date-parts":[[2007,12,11]]},"end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 14th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4456901\/4510892\/04510960.pdf?arnumber=4510960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:21:33Z","timestamp":1773778893000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4510960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/icecs.2007.4510960","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}