{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:03:21Z","timestamp":1773792201799,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/icecs.2007.4510985","type":"proceedings-article","created":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T16:21:05Z","timestamp":1210004465000},"page":"283-286","source":"Crossref","is-referenced-by-count":0,"title":["Automatic Optimization Techniques for Formal Verification of Asynchronous Circuits"],"prefix":"10.1109","author":[{"given":"M.","family":"Boubekeur","sequence":"first","affiliation":[{"name":"Centre for Efficiency-Oriented Languages (CEOL), Department of Computer Science, NUI Cork, Ireland. m.boubekeur@cs.ucc.ie"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.P.","family":"Schellekens","sequence":"additional","affiliation":[{"name":"Centre for Efficiency-Oriented Languages (CEOL), Department of Computer Science, NUI Cork, Ireland. m.schellekens@cs.ucc.ie"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"153","article-title":"Binomial Coefficients","author":"graham","year":"1994","journal-title":"Concrete Mathematics A Foundation for Computer Science"},{"key":"ref3","article-title":"Synthse Automatique de Circuits Asynchrone QDI","author":"dinhduc","year":"2003"},{"key":"ref6","year":"1999","journal-title":"Data Encryption Standard (DES) FIPS PUB 46–3 National Institute of Standards and Technology Reaffirmed"},{"key":"ref5","year":"0"},{"key":"ref8","article-title":"TAST CAD Tools","author":"renaudin","year":"2002","journal-title":"ASYNC02 TUTORIAL"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9317(00)80065-9"},{"key":"ref2","article-title":"IF: A Validation Environment for Timed Asynchronous Systems","author":"bozga","year":"2000","journal-title":"Proc CAV"},{"key":"ref1","article-title":"VLSI-SOC: From Systems to Chips","author":"borrione","year":"2006"}],"event":{"name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","location":"Marrakech, Morocco","start":{"date-parts":[[2007,12,11]]},"end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 14th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4456901\/4510892\/04510985.pdf?arnumber=4510985","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:20:20Z","timestamp":1773778820000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4510985\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icecs.2007.4510985","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}