{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T15:48:03Z","timestamp":1781020083619,"version":"3.54.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/icecs.2007.4511074","type":"proceedings-article","created":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T16:21:05Z","timestamp":1210004465000},"page":"645-648","source":"Crossref","is-referenced-by-count":2,"title":["An Efficient Design Procedure for High-Speed Low-Power Dual-Modulus CMOS Prescalers"],"prefix":"10.1109","author":[{"given":"R.","family":"Desikachari","sequence":"first","affiliation":[{"name":"School of EECS, Oregon State University, Corvallis, OR 97331 USA; Cambridge Silicon Radio, Cambridge, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Steeds","sequence":"additional","affiliation":[{"name":"National Semiconductor Corporation, Federal Way, WA 98001 USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Huard","sequence":"additional","affiliation":[{"name":"National Semiconductor Corporation, Federal Way, WA 98001 USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"U.","family":"Moon","sequence":"additional","affiliation":[{"name":"School of EECS, Oregon State University, Corvallis, OR 97331 USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.482193"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.871321"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.508200"},{"key":"ref7","article-title":"Evaluation of Radio Frequency CMOS Integrated Circuit Technology for Wireless LAN Applications","author":"li","year":"2003"},{"key":"ref2","first-page":"227","article-title":"A 14.5 GHz, 0.35-micron frequency divider for dual-modulus prescaler","author":"tournier","year":"2002","journal-title":"IEEE Radio Frequency Integrated Circuits (RFIC) Symposium"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2000.886195"}],"event":{"name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","location":"Marrakech, Morocco","start":{"date-parts":[[2007,12,11]]},"end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 14th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4456901\/4510892\/04511074.pdf?arnumber=4511074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:20:39Z","timestamp":1773778839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4511074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icecs.2007.4511074","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}