{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:03:36Z","timestamp":1773792216301,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/icecs.2007.4511161","type":"proceedings-article","created":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T16:21:05Z","timestamp":1210004465000},"page":"999-1002","source":"Crossref","is-referenced-by-count":1,"title":["MIC@R : A Generic Low Latency Router for On-Chip Networks"],"prefix":"10.1109","author":[{"given":"Rafik","family":"Ben-Tekaya","sequence":"first","affiliation":[{"name":"LESTER Lab -CNRS, UBS University, BP 92116, 56321 Lorient, France; Electronics and Micro-Electronics Lab, Faculty of Sciences at Monastir, 5000, Tunisia. rafik.tekaya@gmail.com"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adel","family":"Baganne","sequence":"additional","affiliation":[{"name":"LESTER Lab -CNRS, UBS University, BP 92116, 56321 Lorient, France. adel.baganne@univ-ubs.fr"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rached","family":"Tourki","sequence":"additional","affiliation":[{"name":"Electronics and Micro-Electronics Lab, Faculty of Sciences at Monastir, 5000, Tunisia. rached.tourki@fsm.rnu.tn"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"The odd-even turn model for adaptive routing","author":"chiu","year":"2000","journal-title":"IEEE Tran on Parallel and Distributed Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref6","article-title":"The Design and Implementation of a Low-Latency On-Chip Network","author":"mullins","year":"2006","journal-title":"Proceedings of ASP-DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"ref8","article-title":"DyXY-A Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Network on Chip","author":"li","year":"2006","journal-title":"DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.191995"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/996566.996638","article-title":"DyAD - Smart Routing for Networks-on-Chip","author":"hu","year":"2004","journal-title":"DAC ' 04"},{"key":"ref1","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"}],"event":{"name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","location":"Marrakech, Morocco","start":{"date-parts":[[2007,12,11]]},"end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 14th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4456901\/4510892\/04511161.pdf?arnumber=4511161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:20:28Z","timestamp":1773778828000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4511161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icecs.2007.4511161","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}