{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:04:56Z","timestamp":1773792296363,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/icecs.2007.4511235","type":"proceedings-article","created":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T16:21:05Z","timestamp":1210004465000},"page":"1296-1299","source":"Crossref","is-referenced-by-count":0,"title":["Process Variation Aware Comprehensive Layout Synthesis for Yield Enhancement in Nano-meter CMOS"],"prefix":"10.1109","author":[{"given":"Kenichiro","family":"Kurihara","sequence":"first","affiliation":[{"name":"Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan. kurihara@silicon.u-tokyo.ac.jp"}]},{"given":"Tetsuya","family":"Iizuka","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan; THine Electronics, Inc. iizuka@silicon.u-tokyo.ac.jp"}]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan; VLSI Design and Education Center (VDEC), University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan. ikeda@silicon.u-tokyo.ac.jp"}]},{"given":"Kunihiro","family":"Asada","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan; VLSI Design and Education Center (VDEC), University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan. asada@silicon.u-tokyo.ac.jp"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243774"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283703"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675787"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379886"},{"key":"ref7","article-title":"Mentor Graphics, Corp","year":"2005","journal-title":"Calibre WORKbench User's Man- ual"},{"key":"ref2","first-page":"15.1.1","article-title":"Proactive Design For Manufacturability (DFM) for Nanometer SoC Designs","author":"guardiani","year":"2004","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268978"}],"event":{"name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","location":"Marrakech, Morocco","start":{"date-parts":[[2007,12,11]]},"end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 14th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4456901\/4510892\/04511235.pdf?arnumber=4511235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:20:57Z","timestamp":1773778857000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4511235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icecs.2007.4511235","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}