{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:03:08Z","timestamp":1773792188383,"version":"3.50.1"},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/icecs.2007.4511259","type":"proceedings-article","created":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T16:21:05Z","timestamp":1210004465000},"page":"1392-1395","source":"Crossref","is-referenced-by-count":0,"title":["A Fractional Frequency Synthesizer Using Frequency Locked Loop"],"prefix":"10.1109","author":[{"given":"A. V","family":"Rejeesh","sequence":"first","affiliation":[{"name":"Dept. of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India 721302. Email: avrejeesh@gmail.com"}]},{"given":"Pradip","family":"Mandal","sequence":"additional","affiliation":[{"name":"Dept. of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India 721302. Email: pradi@ece.iitkgp.ernet.in"}]}],"member":"263","reference":[{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1145-8"},{"key":"ref2","article-title":"On the analysis of ?? fractional-n frequency synthesizers for high-spectral purity","author":"de muer","year":"2003","journal-title":"IEEE Transactions on Circuits and Systems-II Analog and Digital Signal Processing"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1109\/82.938354","article-title":"New frequency-locked loop based on cmos frequency-to-voltage converter: Design and implementation","volume":"48","author":"sawan","year":"2001","journal-title":"IEEE Transactions on Circuits and Systems-II Analog and Digital Signal Processing"}],"event":{"name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","location":"Marrakech, Morocco","start":{"date-parts":[[2007,12,11]]},"end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 14th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4456901\/4510892\/04511259.pdf?arnumber=4511259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:20:12Z","timestamp":1773778812000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4511259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/icecs.2007.4511259","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}