{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:21:40Z","timestamp":1725675700555},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1109\/icecs.2008.4674877","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T15:45:25Z","timestamp":1227627925000},"page":"410-413","source":"Crossref","is-referenced-by-count":0,"title":["Tighter WCET analysis of input dependent programs with classified-cache memory architecture"],"prefix":"10.1109","author":[{"family":"Yanhui Li","sequence":"first","affiliation":[]},{"given":"Shakith Devinda","family":"Fernando","sequence":"additional","affiliation":[]},{"family":"Heng Yu","sequence":"additional","affiliation":[]},{"family":"Xiaolei Chen","sequence":"additional","affiliation":[]},{"family":"Yajun Ha","sequence":"additional","affiliation":[]},{"family":"Teng Tiow Tay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1996.563722"},{"key":"14","article-title":"on predicting data cache behaviour for real-time systems","author":"ferdinand","year":"1998","journal-title":"ACM SIGPLAN Workshop 1998 on Languages Compilers and Tools for Embedded System"},{"key":"11","article-title":"static use of locking caches in multitask preemptive real-time systems","author":"campoy","year":"2001","journal-title":"IEEE Real-Time Embedded System Workshop"},{"key":"12","article-title":"fast, predictable and low energy memory references through architecture-aware compilation","author":"marwedel","year":"2004","journal-title":"Proceedings of the 2004 Conference on Asia South Pacific Design Automation Electronic Design and Solution Fair"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1145\/775832.775953","article-title":"accurate timing analysis by modeling caches, speculation and their interaction","author":"li","year":"2003","journal-title":"Proc 40th ACM\/IEEE Design Automation Conf"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"key":"10","first-page":"272","article-title":"data cache locking for higher program predictability","author":"lisper","year":"2003","journal-title":"ACM SIGMETRICS international conference on Measurement and modeling of computer systems"},{"year":"0","key":"7"},{"key":"6","article-title":"data caches in multitasking hard real-time systems","author":"vera","year":"2003","journal-title":"IEEE Real-Time Systems Symposium"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2005.12"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/325478.325479"},{"key":"9","article-title":"low-complexity algorihtms for static cache locking in multitasking hard real-time systems","author":"puaut","year":"2002","journal-title":"IEEE RTSS"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/216636.216677"}],"event":{"name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2008)","start":{"date-parts":[[2008,8,31]]},"location":"St. Julien's, Malta","end":{"date-parts":[[2008,9,3]]}},"container-title":["2008 15th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4664823\/4674773\/04674877.pdf?arnumber=4674877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,23]],"date-time":"2021-09-23T05:13:57Z","timestamp":1632374037000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4674877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icecs.2008.4674877","relation":{},"subject":[],"published":{"date-parts":[[2008,8]]}}}