{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:14:46Z","timestamp":1725462886812},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1109\/icecs.2008.4674941","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T15:45:25Z","timestamp":1227627925000},"page":"666-669","source":"Crossref","is-referenced-by-count":2,"title":["Optimization on NMOS-based power-rail ESD clamp circuits with gate-driven mechanism in a 0.13-μm CMOS technology"],"prefix":"10.1109","author":[{"given":"Shih-Hung","family":"Chen","sequence":"first","affiliation":[]},{"given":"Ming-Dou","family":"Ker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2004.1345551"},{"key":"15","first-page":"49","article-title":"transmission line pulsing techniques for circuit modeling of esd phenomena","author":"maloney","year":"1985","journal-title":"Proc of EOS\/ESD Symp"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369969"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1002\/0470846054"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.109565"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1002\/0470013508"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1995.478263"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/16.737457"},{"key":"1","first-page":"233","article-title":"esd design methodology","author":"merrill","year":"1993","journal-title":"EOS\/ESD Symposium Proceedings"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.58293"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050569"},{"key":"6","first-page":"179","article-title":"Design and Characterization of a Multi-RC-triggered MOSFET-based Power Clamp for on-chip ESD Protection","author":"junjun li","year":"2006","journal-title":"2006 Electrical Overstress\/Electrostatic Discharge Symposium eos\/esd"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2004.5272597"},{"key":"4","first-page":"1","article-title":"Boosted and Distributed Rail Clamp Networks for ESD Protection in Advanced CMOS Technologies","author":"michael stockinger","year":"2003","journal-title":"2003 Electrical Overstress\/Electrostatic Discharge Symposium eos\/esd"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052103"}],"event":{"name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2008)","start":{"date-parts":[[2008,8,31]]},"location":"St. Julien's, Malta","end":{"date-parts":[[2008,9,3]]}},"container-title":["2008 15th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4664823\/4674773\/04674941.pdf?arnumber=4674941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:47:41Z","timestamp":1602686861000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4674941"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icecs.2008.4674941","relation":{},"subject":[],"published":{"date-parts":[[2008,8]]}}}