{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:59:48Z","timestamp":1729652388144,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1109\/icecs.2008.4674951","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T15:45:25Z","timestamp":1227627925000},"page":"706-709","source":"Crossref","is-referenced-by-count":1,"title":["A 32-bit carry lookahead adder design using complementary all-N-transistor logic"],"prefix":"10.1109","author":[{"family":"Gang-Neng Sung","sequence":"first","affiliation":[]},{"family":"Chun-Ying Juan","sequence":"additional","affiliation":[]},{"given":"Chua-Chin","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/ICASIC.2005.1611287","article-title":"implementation of low-voltage true-single-phase-clocking (tspc) logic using bulk dynamic threshold mos technique","volume":"1","author":"wu","year":"2005","journal-title":"2005 6th International Conference on ASIC"},{"key":"2","first-page":"236","article-title":"vlsi, design of a 1.0 ghz 0.6-m 8-bit cla using pla-styled all-n-transistor logic","volume":"2","author":"wang","year":"1998","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853605"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.487999"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"6","first-page":"94","article-title":"comparative analysis of pd-soi active body-biasing circuits, 2000","author":"casu","year":"2000","journal-title":"IEEE International SOI Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329296"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339517"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.816339"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930129"}],"event":{"name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2008)","start":{"date-parts":[[2008,8,31]]},"location":"St. Julien's, Malta","end":{"date-parts":[[2008,9,3]]}},"container-title":["2008 15th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4664823\/4674773\/04674951.pdf?arnumber=4674951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T13:34:51Z","timestamp":1684676091000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4674951"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icecs.2008.4674951","relation":{},"subject":[],"published":{"date-parts":[[2008,8]]}}}