{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:26:23Z","timestamp":1730240783037,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1109\/icecs.2008.4675040","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T10:45:25Z","timestamp":1227609925000},"page":"1063-1066","source":"Crossref","is-referenced-by-count":0,"title":["Delay insensitivity verification of bit-level pipelined systolic arrays in dual-rail treshold logic"],"prefix":"10.1109","author":[{"given":"A. Neslin","family":"Ismailoglu","sequence":"first","affiliation":[]},{"given":"Murat","family":"Askar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/1233501.1233533"},{"key":"14","first-page":"218","article-title":"system timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ACSD.2005.34"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/ASPDAC.2007.358055"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ASAP.1996.542821"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/5.362752"},{"key":"1","first-page":"316","article-title":"what is the cost of delay sensitivity?","author":"saito","year":"1999","journal-title":"1999 IEEE\/ACM International Conference on Computer-Aided Design"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ASPDAC.2004.1337668"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/TVLSI.2002.801606"},{"year":"0","key":"6"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/MDT.2002.1018139"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"9","first-page":"315","article-title":"petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Trans Information Syst"},{"year":"0","key":"8"}],"event":{"name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2008)","start":{"date-parts":[[2008,8,31]]},"location":"St. Julien's, Malta","end":{"date-parts":[[2008,9,3]]}},"container-title":["2008 15th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4664823\/4674773\/04675040.pdf?arnumber=4675040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:40:47Z","timestamp":1602675647000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4675040"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icecs.2008.4675040","relation":{},"subject":[],"published":{"date-parts":[[2008,8]]}}}