{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:02:02Z","timestamp":1725627722449},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1109\/icecs.2008.4675093","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T10:45:25Z","timestamp":1227609925000},"page":"1277-1280","source":"Crossref","is-referenced-by-count":3,"title":["Study and development of an efficient RC-in-RC-out MOR method"],"prefix":"10.1109","author":[{"given":"Pekka","family":"Miettinen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikko","family":"Honkala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janne","family":"Roos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carsten","family":"Neff","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Achim","family":"Basermann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"2","first-page":"704","article-title":"partitioning and reduction of rc interconnect networks based on scattering parameter macromodels","author":"liao","year":"1995","journal-title":"Digest of Technical Papers of IEEE\/ACM International Conference on Computer Aided Design"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.285250"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884576"},{"journal-title":"Using METIS and hMETIS Algorithms in Circuit Partitioning","year":"2006","author":"miettinen","key":"7"},{"year":"0","key":"6"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810649"},{"journal-title":"APLAC - circuit simulation and design tool","year":"2007","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.644034"},{"journal-title":"Hierarchical Model-Order Reduction Tool for RLC Circuits TKK CTL","year":"2007","author":"miettinen","key":"11"}],"event":{"name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2008)","start":{"date-parts":[[2008,8,31]]},"location":"St. Julien's, Malta","end":{"date-parts":[[2008,9,3]]}},"container-title":["2008 15th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4664823\/4674773\/04675093.pdf?arnumber=4675093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T10:47:31Z","timestamp":1602672451000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4675093"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs.2008.4675093","relation":{},"subject":[],"published":{"date-parts":[[2008,8]]}}}