{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:45:44Z","timestamp":1725561944113},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/icecs.2009.5410781","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T20:26:26Z","timestamp":1266438386000},"page":"803-806","source":"Crossref","is-referenced-by-count":1,"title":["A post-layout optimization method with automatic device type selection for BiCMOS analog circuits"],"prefix":"10.1109","author":[{"given":"T.","family":"Reich","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Dimov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ch.","family":"Lang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Boos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Hennig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"444","article-title":"Layout-aware rf circuit synthesis driven by worst case parasitic corners","author":"agerval","year":"2005","journal-title":"Proc 2005 Internat Conf on Computer Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266313"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1993.343360"},{"journal-title":"Virtuoso NeoCircuit Circuit Sizing and Optimization","year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917594"},{"key":"ref8","first-page":"49","article-title":"Direct Performance Evaluation of Bipolar Transistor Devices for Analog Circuit Design","author":"dimov","year":"2008","journal-title":"Proc SM2ACD'08"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.5194\/ars-7-219-2009"},{"key":"ref2","first-page":"740","article-title":"Post-layout optimization for deep submicron design","author":"sato","year":"1996","journal-title":"Proc 33rd Annual Design Automation Conference"},{"journal-title":"WickeD circuit analysis tool","year":"0","key":"ref9"},{"journal-title":"0 6 Micron Modular BiCMOS Technology","year":"0","key":"ref1"}],"event":{"name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","start":{"date-parts":[[2009,12,13]]},"location":"Yasmine Hammamet, Tunisia","end":{"date-parts":[[2009,12,16]]}},"container-title":["2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5403223\/5410749\/05410781.pdf?arnumber=5410781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T02:55:54Z","timestamp":1489892154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5410781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icecs.2009.5410781","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}