{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:13:52Z","timestamp":1730240032271,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/icecs.2009.5410810","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T20:26:26Z","timestamp":1266438386000},"page":"679-682","source":"Crossref","is-referenced-by-count":0,"title":["Framework for statistical design of a flip-flop"],"prefix":"10.1109","author":[{"given":"Sayed Alireza","family":"Sadrossadat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minoo","family":"Mirsaeedi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kumaraswamy","family":"Ponnambalam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366135"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/0022-1694(80)90036-0"},{"key":"ref6","article-title":"Latch based design under process variation","author":"hurst","year":"2006","journal-title":"Proc of IWLS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref5","first-page":"594","article-title":"Skew scheduling and clock routing for improved tolerance to process variation","author":"venkataraman","year":"2005","journal-title":"Proc of ASPDAC"},{"article-title":"Digital Integrated Circuits: A Design Perspective, 2\/e","year":"2003","author":"rabaey","key":"ref8"},{"journal-title":"Predictive Technology Models for 45nm","year":"0","key":"ref7"},{"key":"ref2","article-title":"Design Technology Challenges in the Sub-100 Nanometer Era","volume":"1","author":"vishvanathan","year":"2005","journal-title":"Periodical VLSI Soc India-VLSI Vision"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/cta.173"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2006","key":"ref1"}],"event":{"name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","start":{"date-parts":[[2009,12,13]]},"location":"Yasmine Hammamet, Tunisia","end":{"date-parts":[[2009,12,16]]}},"container-title":["2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5403223\/5410749\/05410810.pdf?arnumber=5410810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T03:11:30Z","timestamp":1489893090000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5410810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs.2009.5410810","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}