{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:33:41Z","timestamp":1767706421874,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/icecs.2009.5410875","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T20:26:26Z","timestamp":1266438386000},"page":"531-534","source":"Crossref","is-referenced-by-count":14,"title":["A new time-based architecture for serial communication links"],"prefix":"10.1109","author":[{"given":"Mostafa","family":"Rashdan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdel","family":"Yousif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Haslett","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brent","family":"Maundy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.28"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICMA.2006.257404"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/ASSCC.2008.4708723","article-title":"An ASIC-Ready 1.25-6.25Gb\/s SerDes in 90nm CMOS With Multi-Standard Compatibility","author":"nishi","year":"2008","journal-title":"IEEE Asian Solid-State Circuits Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.903183"},{"key":"ref7","first-page":"391","article-title":"A 90nm 1-4.25-Gb\/s Multi Data Rate Receiver for High Speed Serial Links","author":"lidong","year":"2006","journal-title":"IEEE Asian Solid-State Circuits Conference (ASSCC)"},{"key":"ref2","first-page":"1055","article-title":"A Low Power and High Speed PPM Design for Ultrawideband Communications","author":"yousif","year":"2008","journal-title":"IEEE Canadian Conf on Elec and Comp Eng (CCECE)"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"879","DOI":"10.1109\/TCSII.2003.819121","article-title":"Analysis oPLL Clock Jitter in High-Speed Serial Links","volume":"50","author":"hanumolu","year":"2003","journal-title":"IEEE Trans on Circuits and Systems II Analog and Digital Signal Processing"}],"event":{"name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","start":{"date-parts":[[2009,12,13]]},"location":"Yasmine Hammamet, Tunisia","end":{"date-parts":[[2009,12,16]]}},"container-title":["2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5403223\/5410749\/05410875.pdf?arnumber=5410875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,28]],"date-time":"2020-05-28T01:47:53Z","timestamp":1590630473000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5410875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icecs.2009.5410875","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}