{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:14:10Z","timestamp":1730240050633,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/icecs.2009.5410895","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T20:26:26Z","timestamp":1266438386000},"page":"451-454","source":"Crossref","is-referenced-by-count":1,"title":["Structurally synthesized multiple input BDDs for simulation of digital circuits"],"prefix":"10.1109","author":[{"given":"R.","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Mironov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Jutman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"145","article-title":"Feasibility of SSBDD Models for Test Generation","author":"raik","year":"1998","journal-title":"Proc of the European Test Workshop"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1016\/S0026-2714(99)00203-6"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/DATE.2001.915063"},{"key":"ref13","first-page":"21","author":"ubar","year":"0","journal-title":"Fast Fault Simulation in Digital Circuits with Scan Path 13th Asia and South Pacific Design Automation Conference - ASP-DAC 2008"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TC.1978.1675141"},{"key":"ref3","first-page":"75","article-title":"Test Generation for Digital Circuits Using Alternative Graphs (in Russian)","author":"ubar","year":"1976","journal-title":"Proc Tallinn Technical Univ"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/54.485782"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref8","first-page":"19","article-title":"SSBDDs: Advantageous Model and Efficient Algorithms for Digital Circuit Modeling","author":"jutman","year":"2002","journal-title":"Simulation & Test 5th Int Workshop on Boolean Problems"},{"key":"ref7","first-page":"141","volume":"4","author":"ubar","year":"1998","journal-title":"Multi-Valued Simulation of Digital Circuits with Structurally Synthesized Binary Decision Diagrams OPA Gordon and Breach Publishers Multiple Valued Logic"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1002\/j.1538-7305.1959.tb01585.x"},{"key":"ref1","first-page":"141","author":"minato","year":"1996","journal-title":"Binary Decision Diagrams and Applications for VLSI CAD"},{"key":"ref9","first-page":"61","article-title":"the OBDD-representation of general Boolean functions","volume":"c 41","author":"liaw","year":"1992","journal-title":"IEEE Trans on Comp"}],"event":{"name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","start":{"date-parts":[[2009,12,13]]},"location":"Yasmine Hammamet, Tunisia","end":{"date-parts":[[2009,12,16]]}},"container-title":["2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5403223\/5410749\/05410895.pdf?arnumber=5410895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T03:14:37Z","timestamp":1489893277000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5410895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icecs.2009.5410895","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}