{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:55Z","timestamp":1759146595314},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/icecs.2010.5724454","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T11:27:36Z","timestamp":1299583656000},"page":"62-65","source":"Crossref","is-referenced-by-count":32,"title":["Emerging memory technologies for reconfigurable routing in FPGA architecture"],"prefix":"10.1109","author":[{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Haykel Ben-Jamaa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"Betti Beneventi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabien","family":"Clermidy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Perniola","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2010.5618230"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488328"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.200723561"},{"journal-title":"International Technology Roadmap for Semiconductors","article-title":"Executive Summary","year":"2009","key":"ref13"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339742"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424409"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.3191670"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346905"},{"article-title":"The effect of logic block granularity on deep-submicron FPGA performance and density","year":"2001","author":"ahmed","key":"ref8"},{"key":"ref7","article-title":"A novel flash-based FPGA technology with deep trench isolation","author":"kyung","year":"2007","journal-title":"IEEE Non-Volatile Semiconductor Memory Workshop"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2007.4290569"},{"key":"ref1","first-page":"225","article-title":"Compact status of the phase change memory and its future","author":"lai","year":"2003","journal-title":"IEDM Tech Dig"}],"event":{"name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2010)","start":{"date-parts":[[2010,12,12]]},"location":"Athens, Greece","end":{"date-parts":[[2010,12,15]]}},"container-title":["2010 17th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5720492\/5724436\/05724454.pdf?arnumber=5724454","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T01:51:39Z","timestamp":1490061099000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5724454\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icecs.2010.5724454","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}