{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T17:32:38Z","timestamp":1778693558098,"version":"3.51.4"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/icecs.2010.5724514","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T11:27:36Z","timestamp":1299583656000},"page":"305-310","source":"Crossref","is-referenced-by-count":6,"title":["A new low-power and low-complexity all digital PLL (ADPLL) in 180nm and 32nm"],"prefix":"10.1109","author":[{"given":"Arash","family":"Abadian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mojtaba","family":"Lotfizad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nasser","family":"Erfani Majd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad Bagher","family":"Ghaznavi Ghoushchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossein","family":"Mirzaie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807398"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2007.12.029"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826333"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405790"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.375961"},{"key":"ref5","article-title":"AnovelADPLLdesignusingsuccessiveapproximationfr equencycontrol","author":"eisenreich","year":"2009","journal-title":"Microelectron J"},{"key":"ref12","first-page":"367","article-title":"Design and analysis of a portable high-speed clock generator","volume":"47","author":"hsu","year":"2001","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.375961"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807398"},{"key":"ref2","article-title":"A Novel All-Digital Phase-Locked Loop With Ultra Fast Frequency and Phase Acqusition","author":"zhao","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2008.4616813"},{"key":"ref1","first-page":"168","article-title":"A digitally controlled phaselocked loop with fast locking scheme for clock synthesis application","author":"eason","year":"2000","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2010)","location":"Athens, Greece","start":{"date-parts":[[2010,12,12]]},"end":{"date-parts":[[2010,12,15]]}},"container-title":["2010 17th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5720492\/5724436\/05724514.pdf?arnumber=5724514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:32:05Z","timestamp":1490077925000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5724514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icecs.2010.5724514","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}