{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:05:48Z","timestamp":1725390348253},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/icecs.2010.5724594","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T11:27:36Z","timestamp":1299583656000},"page":"643-646","source":"Crossref","is-referenced-by-count":1,"title":["Routing algorithms performance in different routing scopes"],"prefix":"10.1109","author":[{"given":"Tiago J.","family":"Reimann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Glauco B. V.","family":"Santos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo A. L.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"article-title":"On Optimal Interconnects for VLSI","year":"1995","author":"kahng","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826557"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"606","DOI":"10.1145\/157485.165065","article-title":"performance-driven interconnect design based on distributed rc delay model","author":"cong","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.391737"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.476573"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(98)00085-7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884572"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.830932"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896479"},{"key":"ref7","first-page":"1684","article-title":"Timing-Driven Multi-Layer Steiner Tree Construction with Obstacle Avoidance","author":"yan","year":"2008","journal-title":"Proc APCCAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019798"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183444"},{"key":"ref9","first-page":"389","article-title":"Timing-driven Steiner trees are (practically) free","author":"alpert","year":"2006","journal-title":"Proc DAC"}],"event":{"name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2010)","start":{"date-parts":[[2010,12,12]]},"location":"Athens, Greece","end":{"date-parts":[[2010,12,15]]}},"container-title":["2010 17th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5720492\/5724436\/05724594.pdf?arnumber=5724594","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T20:48:10Z","timestamp":1497905290000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5724594\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icecs.2010.5724594","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}