{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:25:32Z","timestamp":1725416732857},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/icecs.2010.5724674","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T06:27:36Z","timestamp":1299565656000},"page":"966-969","source":"Crossref","is-referenced-by-count":1,"title":["Simulation of intrinsic bipolar transistor mechanisms for future capacitor-less eDRAM on bulk substrate"],"prefix":"10.1109","author":[{"given":"R.","family":"Pulicani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Goducheau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Degoirat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Aziza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Perez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Bergeret","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2007.06.024"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2005.4655409"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419131"},{"key":"ref13","first-page":"460","article-title":"A 2ns-read-Iatency 4Mb embedded floating-body memory macro in 45nm SOI technology","author":"singh","year":"0","journal-title":"Solid-State Circuits Conference 2009"},{"year":"0","key":"ref14"},{"key":"ref4","first-page":"60","article-title":"A DRAM Bedfellow for Graphics Controllers","author":"pomicher","year":"1999","journal-title":"IEEE Spectrum"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/35.852042"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345433"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/55.981314"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICMEL.2004.1314646"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419103"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.922799"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MTDT.1998.705941","article-title":"A Modular Embedded DRAM Core Concept in 0.24 mm Technology","author":"sch\u00f6nemann","year":"1998","journal-title":"International Workshop on Memory Technology Design and Testing"},{"key":"ref9","first-page":"1","article-title":"Future memory technologies","author":"lee","year":"2008","journal-title":"9th International Conference on Solid-State and Integrated-Circuit Technology"}],"event":{"name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2010)","start":{"date-parts":[[2010,12,12]]},"location":"Athens, Greece","end":{"date-parts":[[2010,12,15]]}},"container-title":["2010 17th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5720492\/5724436\/05724674.pdf?arnumber=5724674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:48:16Z","timestamp":1497890896000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5724674\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icecs.2010.5724674","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}