{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:54:17Z","timestamp":1725663257865},"reference-count":45,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/icecs.2010.5724685","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T11:27:36Z","timestamp":1299583656000},"page":"1009-1012","source":"Crossref","is-referenced-by-count":3,"title":["Fundamental reliability issues of advanced charge-trapping Flash memory devices"],"prefix":"10.1109","author":[{"given":"L.","family":"Larcher","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Padovani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"Scaling trends for random telegraph noise in deca-nanometer Flsh memories","author":"ghetti","year":"2008","journal-title":"International Electron Device Meeting (IEDM) Tech Dig"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705335"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2024622"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.083"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.033"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1088\/0034-4885\/69\/2\/R02"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2055824"},{"key":"ref36","first-page":"53","article-title":"Investigation of trapping\/detrapping mechanisms in Al2O3 electron\/hole traps and their influence on TANOS memory operations","author":"larcher","year":"2010","journal-title":"VLSI-TSA Tech Dig"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2009.03.018"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2008.44"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.836717"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.834098"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/16.915703"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369887"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979614"},{"key":"ref14","first-page":"731","article-title":"Role and compensation of holes and electrons under erase of TANOS memories: evidences of dipole formation and its impact on reliability","author":"vandelli","year":"2010","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.122402"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.807694"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.915376"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.877865"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2005.10.005"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173371"},{"key":"ref4","first-page":"547","article-title":"BE-SONOS: A Bandgap Engineered SONOS with Excellent Performance and Reliability","author":"lue","year":"2005","journal-title":"IEDM Tech Dig"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173370"},{"key":"ref3","first-page":"613","article-title":"A Novel SONOS structure of SiO2-SiN-Al2O3 with TaN metal gate for multi-giga bit Flash memories","author":"lee","year":"2003","journal-title":"IEDM Tech Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.835023"},{"key":"ref29","article-title":"A Novel Fluorine Incorporated Band Engineered (BE) Tunnel (SiO2IHfSiO\/SiO2) TANOS with excellent Program\/Erase Endurance to 105 cycle","author":"verma","year":"2009","journal-title":"Proc of the International Workshop on Memory Technology"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.099"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2004.01.025"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378963"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/55.877205"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.910572"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/IEDM.1967.187833","article-title":"the variable threshold transistor, a new electrically-alterable, non-destructive read-only storage device","author":"wegener","year":"1967","journal-title":"1967 International Electron Devices Meeting"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.42.2020"},{"key":"ref45","first-page":"27.6.1","article-title":"A stacked SONOS technology, up to 4 levels and 6nm crystalline nanowires, with Gate-AlI-Around or independent gates (?-Flash), suitable for full 3D integration","author":"hubert","year":"2009","journal-title":"International Electron Device Meeting (IEDM) Tech Dig"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.cap.2009.12.005"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2009.5159337"},{"key":"ref24","first-page":"616","article-title":"Statistical Modeling of Leakage Currents Through SiO2\/High-?Dielectrics Stacks for Non-Volatile Memory Applications","author":"padovani","year":"2008","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346903"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.cap.2009.12.006"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346902"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813236"},{"key":"ref44","first-page":"122","article-title":"Novel 3-D structure for ultra high density flash memory with VRAT (Vertical-Recess-Array-Transistor) and PIPE (Planarized Integration on the same PlanE)","author":"hong","year":"2008","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/ULIS.2008.4527152","article-title":"Feasibility of SiO2\/Al2O3 tunnel dielectric for future Flash memories generations","author":"padovani","year":"2008","journal-title":"Ultimate Integration of Silicon"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"}],"event":{"name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2010)","start":{"date-parts":[[2010,12,12]]},"location":"Athens, Greece","end":{"date-parts":[[2010,12,15]]}},"container-title":["2010 17th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5720492\/5724436\/05724685.pdf?arnumber=5724685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,9]],"date-time":"2019-06-09T04:32:42Z","timestamp":1560054762000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5724685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/icecs.2010.5724685","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}