{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T00:16:24Z","timestamp":1725581784989},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/icecs.2010.5724722","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T11:27:36Z","timestamp":1299583656000},"page":"1156-1159","source":"Crossref","is-referenced-by-count":4,"title":["A new parallel algorithm for full-digital phase-locked loop for high-throughput carrier and timing recovery systems"],"prefix":"10.1109","author":[{"given":"Keitarou","family":"Kondou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"Noda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1997.595061"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/26.231921"},{"key":"ref10","article-title":"RF Impairment Models for 60 GHz-band SYS\/PHY simulation","author":"choi","year":"2006","journal-title":"IEEE 802 15-06-0477-01-003c"},{"year":"2009","key":"ref6"},{"key":"ref11","first-page":"78","article-title":"High Throughput Hardware Architecture for (1440,1344) Low-density Parity-check Code Utilizing Quasi-cyclic Structure","author":"yamagishi","year":"0","journal-title":"Proc IEEE (Turbo Coding 2008)"},{"key":"ref5","first-page":"1625","article-title":"A MMSE Interpolated Timing Recovery Scheme for The Magnetic Recording Channel","author":"wu","year":"0","journal-title":"Proc IEEE (Int Conf Commun 1997)"},{"key":"ref8","article-title":"Data Parallel Conversion Device, Method, and Program","author":"higashino","year":"2005","journal-title":"Japanese patent application"},{"year":"2009","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/26.221081"},{"key":"ref9","article-title":"PLL Circuit and Data Reproducing Apparatus","author":"kishida","year":"2007","journal-title":"Japanese Patent"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094775"}],"event":{"name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2010)","start":{"date-parts":[[2010,12,12]]},"location":"Athens, Greece","end":{"date-parts":[[2010,12,15]]}},"container-title":["2010 17th IEEE International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5720492\/5724436\/05724722.pdf?arnumber=5724722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:01:07Z","timestamp":1490061667000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5724722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs.2010.5724722","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}