{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T12:06:06Z","timestamp":1780401966841,"version":"3.54.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/icecs.2011.6122234","type":"proceedings-article","created":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T22:00:31Z","timestamp":1326319231000},"page":"141-144","source":"Crossref","is-referenced-by-count":7,"title":["Reversible implementation of square-root circuit"],"prefix":"10.1109","author":[{"given":"Sayeeda","family":"Sultana","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Katarzyna","family":"Radecka","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"13","year":"0","journal-title":"Reversible Benchmark Circuits"},{"key":"14","year":"0"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.04.004"},{"key":"12","author":"hamacher","year":"1984","journal-title":"Computer Organization"},{"key":"3","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/TCAD.2009.2017215","article-title":"Exact Multiple Control Toffoli Network Synthesis with SAT Techniques","volume":"28","author":"gro\ufffde","year":"2009","journal-title":"IEEE Transactions on CAD"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.32.3266"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.49"},{"key":"7","first-page":"63","article-title":"Toffoli Gate Cascade Generation Using ESOP Minimization and QMDD-based Swapping","author":"rice","year":"2009","journal-title":"Proc Int Symp MVL"},{"key":"6","first-page":"270","article-title":"BDD-based Synthesis of Reversible Logic Circuits for Larger Functions","author":"wille","year":"2009","journal-title":"Proc Design Automation Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871622"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278355"},{"key":"9","article-title":"Design of a novel reversible multiplier circuit using HNG gate in nanotechnology","volume":"5","author":"haghparast","year":"2008","journal-title":"American Journal of Applied Sciences"},{"key":"8","first-page":"1593","article-title":"Novel Design and Reversible Logic Synthesis of Multiplexer Based Full Adder and Multipliers","volume":"2","author":"thapliyal","year":"2006","journal-title":"48thMidwest Symp on Circuits and Systems"}],"event":{"name":"2011 18th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2011)","location":"Beirut, Lebanon","start":{"date-parts":[[2011,12,11]]},"end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 18th IEEE International Conference on Electronics, Circuits, and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111681\/6122192\/06122234.pdf?arnumber=6122234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T12:37:03Z","timestamp":1497962223000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6122234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icecs.2011.6122234","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}