{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:50:05Z","timestamp":1761663005350,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/icecs.2011.6122289","type":"proceedings-article","created":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T17:00:31Z","timestamp":1326301231000},"page":"366-369","source":"Crossref","is-referenced-by-count":1,"title":["A greedy algorithm for wire length optimization"],"prefix":"10.1109","author":[{"given":"Yiming","family":"Li","sequence":"first","affiliation":[]},{"given":"Yi","family":"Li","sequence":"additional","affiliation":[]},{"given":"Mingtian","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382607"},{"key":"15","first-page":"5435","article-title":"A congestion-driven buffer planner with space reservation","author":"huang","year":"2006","journal-title":"ISCAS"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E92.A.2979"},{"key":"13","doi-asserted-by":"crossref","first-page":"1744","DOI":"10.1109\/TCAD.2005.858266","article-title":"Minimizing wire length in floorplanning","volume":"25","author":"tang","year":"2006","journal-title":"IEEE Trans CAD ICAS"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379756"},{"key":"11","first-page":"4372","article-title":"Multiagent evolutionary algorithm for floorplanning using moving block sequence","author":"wang","year":"2007","journal-title":"CEC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796508"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569870"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480159"},{"key":"1","first-page":"101","article-title":"A new algorithm for floorplan design","author":"wong","year":"1986","journal-title":"DAC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E92.A.2369"},{"key":"7","doi-asserted-by":"crossref","first-page":"545","DOI":"10.1049\/ip-cds:20050134","article-title":"packing-based vlsi module placement using genetic algorithm with sequence-pair representation","volume":"153","author":"drakidis","year":"2006","journal-title":"IEE Proceedings Circuits Devices and Systems[see also IEE Proceedings G- Circuits Devices and Systems]"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840760"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781324"},{"key":"9","first-page":"217","article-title":"Area optimization in floorplanning using AP-TCG","volume":"5","author":"li","year":"2010","journal-title":"Journal of Convergence Information Technology"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2008.920679"}],"event":{"name":"2011 18th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2011)","start":{"date-parts":[[2011,12,11]]},"location":"Beirut, Lebanon","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 18th IEEE International Conference on Electronics, Circuits, and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111681\/6122192\/06122289.pdf?arnumber=6122289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T08:36:56Z","timestamp":1497947816000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6122289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icecs.2011.6122289","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}