{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:16:16Z","timestamp":1730240176514,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/icecs.2011.6122308","type":"proceedings-article","created":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T17:00:31Z","timestamp":1326301231000},"page":"442-445","source":"Crossref","is-referenced-by-count":7,"title":["A1CSA: An energy-efficient fast adder architecture for cell-based VLSI design"],"prefix":"10.1109","author":[{"given":"Jucemar","family":"Monteiro","sequence":"first","affiliation":[]},{"given":"Jose Luis","family":"Guntzel","sequence":"additional","affiliation":[]},{"given":"Luciano","family":"Agostini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"181","article-title":"High-speed VLSI arithmetic units: Adders and multipliers","author":"oklobdzija","year":"2001","journal-title":"Design of High-Performance Microprocessor Circuits"},{"journal-title":"Digital Arithmetic","year":"2004","author":"ercegovac","key":"2"},{"key":"10","first-page":"148","article-title":"Closing the gap between carry select adder and ripple carry adder: A new class of low-power high-performance adders","author":"amelifard","year":"0","journal-title":"ISQED 2005"},{"key":"1","first-page":"559","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010430"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1049\/el:19981706"},{"key":"5","first-page":"3","article-title":"A Logic for High-Speed Addition","volume":"591","author":"weinberger","year":"1958","journal-title":"Circulation"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IRETELC.1962.5407919"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380735"},{"key":"8","first-page":"4082","article-title":"An area ef? cient 64-bit square root carry-select adder for low power applications","author":"he","year":"0","journal-title":"IEEE ISCAS 2005"},{"journal-title":"Synopsys's Design Compiler User Guide","year":"2009","key":"11"}],"event":{"name":"2011 18th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2011)","start":{"date-parts":[[2011,12,11]]},"location":"Beirut, Lebanon","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 18th IEEE International Conference on Electronics, Circuits, and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111681\/6122192\/06122308.pdf?arnumber=6122308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:26:06Z","timestamp":1490099166000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6122308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs.2011.6122308","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}