{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:25:21Z","timestamp":1725528321931},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/icecs.2011.6122309","type":"proceedings-article","created":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T22:00:31Z","timestamp":1326319231000},"page":"446-450","source":"Crossref","is-referenced-by-count":2,"title":["A Low Cost circuit level fault detection technique to Full Adder design"],"prefix":"10.1109","author":[{"given":"S. H.","family":"Mozafari","sequence":"first","affiliation":[]},{"given":"M.","family":"Fazeli","sequence":"additional","affiliation":[]},{"given":"S.","family":"Hessabi","sequence":"additional","affiliation":[]},{"given":"S. G.","family":"Miremadi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0099"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/264390"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874355"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"12","first-page":"559","article-title":"Performance analysis of single-bit full adder cells using 0.18, 0.25 and 0.35?m CMOS technologies","author":"sayed","year":"0","journal-title":"Proc 35 IEEE Int Symp Circuits Syst Scottsdale 2002"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065585"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874355"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.31"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937819"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"5","first-page":"28","article-title":"Enhanced Fault-Tolerant Data Latches for Deep Submicron CMOS","author":"blum","year":"2005","journal-title":"The 2005 International Conference on Computer Design (ICCD)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.2009.5174100"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.56"}],"event":{"name":"2011 18th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2011)","start":{"date-parts":[[2011,12,11]]},"location":"Beirut, Lebanon","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 18th IEEE International Conference on Electronics, Circuits, and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111681\/6122192\/06122309.pdf?arnumber=6122309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:54:39Z","timestamp":1490115279000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6122309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icecs.2011.6122309","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}