{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T16:30:47Z","timestamp":1778171447796,"version":"3.51.4"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/icecs.2011.6122311","type":"proceedings-article","created":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T22:00:31Z","timestamp":1326319231000},"page":"455-459","source":"Crossref","is-referenced-by-count":7,"title":["Fast binary\/decimal adder\/subtractor with a novel correction-free BCD addition"],"prefix":"10.1109","author":[{"given":"Osama","family":"Al-Khaleel","sequence":"first","affiliation":[{"name":"Jordan University of Science and Technology, Irbid, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Al-Khaleel","sequence":"additional","affiliation":[{"name":"Yarmouk University, Irbid, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zakaria","family":"Al-Qudah","sequence":"additional","affiliation":[{"name":"Yarmouk University, Irbid, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christos A.","family":"Papachristou","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khaldoon","family":"Mhaidat","sequence":"additional","affiliation":[{"name":"Jordan University of Science and Technology, Irbid, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francis G.","family":"Wolff","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2007.4429978"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207666"},{"key":"ref3","first-page":"466","article-title":"The New BCD Subtractor and its Reversible Logic Implementation","volume-title":"Lecture Notes in Computer Science,","author":"H.","year":"2006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378199"},{"key":"ref5","first-page":"1","article-title":"High-Speed Binary and Decimal Arithmetic Logic Unit","author":"I. S.","year":"1989","journal-title":"American Telephone and Telegraph Company, AT & T Bell Laboratories, US patent 4866656,"},{"key":"ref6","first-page":"1","article-title":"Decimal Adder","author":"U.","year":"1976","journal-title":"Vereinigte Flugtechniche Werkefokker gmbH, US patent 3935438,"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRETELC.1962.5407919"},{"key":"ref8","first-page":"1","article-title":"Fast BCD\/Binary Adder","author":"L. P.","year":"1991","journal-title":"Unisys Corporation, US patent 5007010,"},{"key":"ref9","first-page":"1","article-title":"Circuit Arrangement for Adding or Subtracting Operands Coded in BCD-Code or Binary-Code","author":"H.","year":"1992","journal-title":"Siemens Aktiengesellschaft, US patent 5146423,"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0671"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.464.0381"},{"key":"ref12","first-page":"1","article-title":"Combined Binary\/Decimal Adder Unit","author":"W.","year":"1999","journal-title":"Internetional Business Machines Corporation, US patent 5928319"},{"key":"ref13","first-page":"1","article-title":"Highly Parallel Structure for Fast Cycle Binary and Decimal Adder Unit","author":"W.","year":"2006","journal-title":"Internetional Business Machines Corporation, US patent 2006\/0031289"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.34093"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.987708"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.80"},{"key":"ref17","first-page":"4449","article-title":"A novel hardware efficient reconfig- urable 32-bit arithmetic unit for binary, bcd and floating point operands","volume":"3","author":"M.","year":"2011","journal-title":"International Journal of Engineering Science and Technology,"}],"event":{"name":"2011 18th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2011)","location":"Beirut, Lebanon","start":{"date-parts":[[2011,12,11]]},"end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 18th IEEE International Conference on Electronics, Circuits, and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111681\/6122192\/06122311.pdf?arnumber=6122311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:48:26Z","timestamp":1731008906000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6122311\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icecs.2011.6122311","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}