{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:35:00Z","timestamp":1725561300460},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/icecs.2011.6122384","type":"proceedings-article","created":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T17:00:31Z","timestamp":1326301231000},"page":"756-759","source":"Crossref","is-referenced-by-count":2,"title":["A dynamic way cache locking scheme to improve the predictability of power-aware embedded systems"],"prefix":"10.1109","author":[{"given":"Abu","family":"Asaduzzaman","sequence":"first","affiliation":[]},{"given":"Fadi N.","family":"Sibai","sequence":"additional","affiliation":[]},{"given":"Abdullah","family":"Abonamah","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"VisualSim - A System-level Simulator","year":"2011","key":"17"},{"journal-title":"Xenon's L2 vs Cell's local storage and some notes on IBM\/Nintendo's Gekko","year":"2005","author":"stokes","key":"15"},{"journal-title":"Heptane - A WCET Analysis Tool","year":"2011","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/3-211-27389-1_111"},{"journal-title":"Programming the Cache on the PowerPC 750GX\/FX - Use Cache Management Instructions to Improve Performance In IBM Microcontroller Applications Group","year":"2005","author":"harrison","key":"14"},{"key":"11","first-page":"1","article-title":"High Performance Memory Architectures with Dynamic Locking Cache for Real-Time Systems","author":"tamura","year":"2004","journal-title":"Proc 16th Euromicro Conf Real-Time Systems"},{"journal-title":"Dynamic Instruction Cache Locking in Hard Real-Time Systems","year":"2005","author":"arnaud","key":"12"},{"journal-title":"Multi-core (Computing)","year":"2011","key":"3"},{"journal-title":"Evaluation of the Multi-core Processor Architecture Intel Core Conroe Kentsfield","year":"2006","author":"romanchenko","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781062"},{"journal-title":"Cache Analysis Vs Static Cache Locking for Schedulability Analysis in Multitasking Real-Time Systems","year":"2006","author":"puaut","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.02.002"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/s11042-006-6145-y"},{"journal-title":"IBM's Cell Processor The next generation of computing","year":"2005","author":"every","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364510"},{"journal-title":"Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard RT Systems","year":"2002","author":"puaut","key":"8"}],"event":{"name":"2011 18th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2011)","start":{"date-parts":[[2011,12,11]]},"location":"Beirut, Lebanon","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 18th IEEE International Conference on Electronics, Circuits, and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111681\/6122192\/06122384.pdf?arnumber=6122384","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:14:03Z","timestamp":1490098443000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6122384\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icecs.2011.6122384","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}