{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T21:15:39Z","timestamp":1774127739956,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/icecs.2012.6463554","type":"proceedings-article","created":{"date-parts":[[2013,2,23]],"date-time":"2013-02-23T02:18:16Z","timestamp":1361585896000},"page":"444-447","source":"Crossref","is-referenced-by-count":5,"title":["A dual threshold voltage technique for glitch minimization"],"prefix":"10.1109","author":[{"given":"Mariem","family":"Slimani","sequence":"first","affiliation":[]},{"given":"Philippe","family":"Matherat","sequence":"additional","affiliation":[]},{"given":"Yves","family":"Mathieu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2011.5948921"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2006.100"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2011.6085070"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167561"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745194"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568075"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010343"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027567"},{"key":"9","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1145\/280756.280907","article-title":"A power optimization method considering glitch reduction by gate sizing","author":"hashimoto","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"key":"11","first-page":"2126","article-title":"Glitch elimination by gate freezing, gate sizing and buffer insertion for low power optimization circuit","volume":"3","author":"lee","year":"2004","journal-title":"Proceedings of the 30th Annual Conference of IEEE Industrial Electronics Society IECON"}],"event":{"name":"2012 19th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2012)","location":"Seville, Seville, Spain","start":{"date-parts":[[2012,12,9]]},"end":{"date-parts":[[2012,12,12]]}},"container-title":["2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6450169\/6463499\/06463554.pdf?arnumber=6463554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T04:07:37Z","timestamp":1498018057000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6463554\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs.2012.6463554","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}