{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:48:00Z","timestamp":1725425280015},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/icecs.2012.6463676","type":"proceedings-article","created":{"date-parts":[[2013,2,23]],"date-time":"2013-02-23T02:18:16Z","timestamp":1361585896000},"page":"597-600","source":"Crossref","is-referenced-by-count":1,"title":["A 500 MHz to 6 GHz frequency synthesizer architecture for cognitive radio applications"],"prefix":"10.1109","author":[{"given":"Zakaria","family":"El alaoui Ismaili","sequence":"first","affiliation":[]},{"given":"Frederic","family":"Nabki","sequence":"additional","affiliation":[]},{"given":"Wessam","family":"Ajib","sequence":"additional","affiliation":[]},{"given":"Mounir","family":"Boukadoum","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"A 1 v fully integrated CMOS frequency synthesizer for 5-GHz WLAN","author":"kim","year":"2005","journal-title":"IEEE ISCAS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545492"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TBC.2007.913309"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2103089"},{"key":"2","first-page":"229","article-title":"A 1.5 v 3 to 10 GHz 0.18 ?m CMOS frequency synthesizer for MB-OFDM UWB applications","author":"huang","year":"2008","journal-title":"IEEE MTT-S Int Microwave Symp Digest"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857423"},{"journal-title":"PLL Performance Simulation and Design","year":"2006","author":"banerjee","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2051476"},{"key":"6","first-page":"120","article-title":"Multi-decade carrier generation for cognitive radios","author":"razavi","year":"2009","journal-title":"Symp VLSI Circuits"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864120"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2011.5940682"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1966.4682"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1002\/0470014105"}],"event":{"name":"2012 19th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2012)","start":{"date-parts":[[2012,12,9]]},"location":"Seville, Seville, Spain","end":{"date-parts":[[2012,12,12]]}},"container-title":["2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6450169\/6463499\/06463676.pdf?arnumber=6463676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T13:38:39Z","timestamp":1490189919000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6463676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icecs.2012.6463676","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}