{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:51:52Z","timestamp":1729662712332,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/icecs.2012.6463706","type":"proceedings-article","created":{"date-parts":[[2013,2,23]],"date-time":"2013-02-23T02:18:16Z","timestamp":1361585896000},"page":"468-471","source":"Crossref","is-referenced-by-count":0,"title":["Lagrangian relaxation-based Discrete Gate Sizing for leakage power minimization"],"prefix":"10.1109","author":[{"given":"Vinicius","family":"dos S. Livramento","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrystian","family":"Guth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Luis","family":"Guntzel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo O.","family":"Johann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105409"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.863640"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.29"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960436"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035575"},{"key":"12","first-page":"1","article-title":"Power reduction via nearoptimal library-based cell-size selection","author":"rahman","year":"2011","journal-title":"Proc DATE"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"key":"2","first-page":"326","article-title":"Tilos: A posynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"Proc ICCAD"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393332"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167564"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560157"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193926"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077642"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231853"},{"key":"9","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/43.771182","article-title":"Fast and exact simultaneous gate and wire sizing by lagrangian relaxation","volume":"18","author":"chen","year":"1999","journal-title":"IEEE Trans on CAD of Integrated Circuits and Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278690"}],"event":{"name":"2012 19th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2012)","start":{"date-parts":[[2012,12,9]]},"location":"Seville, Seville, Spain","end":{"date-parts":[[2012,12,12]]}},"container-title":["2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6450169\/6463499\/06463706.pdf?arnumber=6463706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T04:07:23Z","timestamp":1498018043000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6463706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icecs.2012.6463706","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}