{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T23:41:40Z","timestamp":1759189300919},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/icecs.2014.7050005","type":"proceedings-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T15:03:03Z","timestamp":1425394983000},"page":"395-398","source":"Crossref","is-referenced-by-count":4,"title":["Wide range 8ps incremental resolution time interval generator based on FPGA technology"],"prefix":"10.1109","author":[{"given":"I.","family":"Vornicu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Carmona-Galan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Rodriguez-Vazquez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/0026-1394\/41\/1\/004"},{"key":"ref3","first-page":"20","article-title":"Advanced time-correlated single photon counting techniques","author":"beker","year":"2005"},{"journal-title":"for PicoHarp 300 data sheet PicoQuant GmbH","year":"0","key":"ref10"},{"journal-title":"configuring the digital clock managers (DCM) and phase-locked loop (PLL) primitives in Virtex-5 FPGAs Xilinx","year":"2012","key":"ref6"},{"journal-title":"for the data sheet of the CG635 synthesized clock generator","year":"0","key":"ref11"},{"journal-title":"using the ML505 evaluation platform Xilinx","year":"2011","key":"ref5"},{"journal-title":"for data sheet of the inverter and attenuator module PicoQuant GmbH","year":"0","key":"ref12"},{"journal-title":"for data sheet of T5300U time interval generators","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.3690383"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2188466"},{"journal-title":"for DC and switching characteristics Xilinx","year":"2010","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463506"}],"event":{"name":"2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2014,12,7]]},"location":"Marseille, France","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7041007\/7049902\/07050005.pdf?arnumber=7050005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:12:43Z","timestamp":1490368363000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7050005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icecs.2014.7050005","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}