{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:19:24Z","timestamp":1725499164217},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/icecs.2014.7050068","type":"proceedings-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T20:03:03Z","timestamp":1425412983000},"page":"646-649","source":"Crossref","is-referenced-by-count":2,"title":["Why hybridize NEMS with CMOS?"],"prefix":"10.1109","author":[{"given":"Mihai","family":"Tache","sequence":"first","affiliation":[]},{"given":"Valeriu","family":"Beiu","sequence":"additional","affiliation":[]},{"given":"Tsu-Jae King","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2014.1305"},{"key":"ref31","article-title":"CUDD: CU Decision Diagram Package","author":"somenzi","year":"0","journal-title":"Dept EE Univ Colorado at Boulder"},{"article-title":"BDD-based logic synthesis of MEM relay circuits","year":"2012","author":"jiang","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424383"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2063411"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2050133"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434010"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2082545"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074370"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2012.6172808"},{"key":"ref17","first-page":"1","article-title":"Relays do not leak - CMOS does","author":"fariborzi","year":"2013","journal-title":"Proc DAC"},{"article-title":"Design and demonstration of integrated micro-electro-mechanical relay circuits for VLSI applications","year":"2013","author":"fariborzi","key":"ref18"},{"article-title":"Floating-point unit (FPU) designs with nano-electromechanical (NEM) relays","year":"2013","author":"dutta","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.208"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853601"},{"key":"ref3","first-page":"668","article-title":"1 volt digital logic circuits realized by stress-resilient AIN parallel dual-beam MEMS relays","author":"sinha","year":"2012","journal-title":"Proc MEMS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1367-2630\/14\/12\/123007"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519029"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2252923"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681660"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2273217"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.40"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2032617"},{"journal-title":"SEMATECH","article-title":"IntI. Tech. Roadmap for Semiconductors (ITRS)","year":"2013","key":"ref1"},{"key":"ref20","first-page":"117","article-title":"Design and demonstration of scaled MEM relay multipliers","author":"fariborzi","year":"2011","journal-title":"Proc A-SSCC"},{"key":"ref22","first-page":"195","article-title":"Table of four-relay contact networks","author":"moore","year":"1958","journal-title":"Logical Design of Electrical Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2336855"},{"article-title":"Combinational logic structure using pass transistors","year":"1985","author":"whitaker","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/T-AIEE.1938.5057767"},{"key":"ref26","first-page":"339","article-title":"A multilevel factorization technique for pass transistor logic","author":"jaekel","year":"1996","journal-title":"Proc VLSID"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.312.0187"}],"event":{"name":"2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2014,12,7]]},"location":"Marseille, France","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7041007\/7049902\/07050068.pdf?arnumber=7050068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:18:05Z","timestamp":1490383085000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7050068\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/icecs.2014.7050068","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}