{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T12:35:34Z","timestamp":1770899734715,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/icecs.2014.7050086","type":"proceedings-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T15:03:03Z","timestamp":1425394983000},"page":"718-721","source":"Crossref","is-referenced-by-count":5,"title":["Thermal impact of 3D stacking and die thickness: Analysis and characterization of a memory-on-logic 3D circuit"],"prefix":"10.1109","author":[{"given":"Cristiano","family":"Santos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Vivet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2012.6507102"},{"key":"ref11","first-page":"c22-c23","article-title":"A 0.9 pJ\/bit, 12.8 GByte\/s wideIO memory interface in a 3D-IC NoC-based MPSoC","author":"dutoit","year":"2013","journal-title":"Symposium of VLSI Circuits"},{"key":"ref12","year":"0","journal-title":"DOCEA Power Inc"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702379"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993673"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLDI-DAT.2013.6533886"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897347"},{"key":"ref4","first-page":"56","article-title":"Thermal analysis of hot spots in advanced 3D-stacked structures","author":"torregiani","year":"2009","journal-title":"International Workshop on Thermal Investigations of ICs and Systems (THERMINIC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5074080"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898612"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/STHERM.2011.5767190"},{"key":"ref8","article-title":"Using TSVs for Thermal Mitigation in 3D Circuits: Wish and Truth","author":"santos","year":"0","journal-title":"submitted for publication"},{"key":"ref7","first-page":"1081","article-title":"Numerical and experimental characterization of the thermal behavior of a packaged DRAM-on-Iogic stack","author":"oprins","year":"2012","journal-title":"Electronic Components and Technology Conference (ECTC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2009.2020916"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6262977"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"}],"event":{"name":"2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Marseille, France","start":{"date-parts":[[2014,12,7]]},"end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7041007\/7049902\/07050086.pdf?arnumber=7050086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:34:24Z","timestamp":1490369664000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7050086\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icecs.2014.7050086","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}