{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:47:12Z","timestamp":1725796032619},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/icecs.2014.7050124","type":"proceedings-article","created":{"date-parts":[[2015,3,3]],"date-time":"2015-03-03T15:03:03Z","timestamp":1425394983000},"page":"870-873","source":"Crossref","is-referenced-by-count":2,"title":["Hierarchical design flow for heterogenous systems using Pareto front interpolation"],"prefix":"10.1109","author":[{"given":"L.","family":"Labrak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"O'Connor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Frantz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Deterministic Performance Space Exploration of Analog Integrated Circuits Considering Process Variations and Operating Conditions","year":"2009","author":"muller-gritschneder","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895756"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2003.818851"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2010.2093581"},{"key":"ref5","first-page":"603","article-title":"Model-Based Design for Embedded Systems","author":"gabriela","year":"2010","journal-title":"Chapter Platform for Model-Based Design of Integrated Multi-Technology Systems"},{"key":"ref8","article-title":"Surface Reconstruction from Points. Technical Report","author":"chang","year":"2007","journal-title":"Department of Computer Science and Engineering UCSD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.129"},{"article-title":"A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits","year":"1996","author":"chang","key":"ref2"},{"key":"ref9","first-page":"1084","article-title":"System level assessment of an optical NoC in an MPSoC platfor","author":"bri\u00e8re","year":"2007","journal-title":"EDA Consortium"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-75593-9"}],"event":{"name":"2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2014,12,7]]},"location":"Marseille, France","end":{"date-parts":[[2014,12,10]]}},"container-title":["2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7041007\/7049902\/07050124.pdf?arnumber=7050124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:15:06Z","timestamp":1490368506000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7050124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icecs.2014.7050124","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}