{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:23:10Z","timestamp":1729660990576,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/icecs.2015.7440246","type":"proceedings-article","created":{"date-parts":[[2016,3,29]],"date-time":"2016-03-29T20:53:22Z","timestamp":1459284802000},"page":"49-52","source":"Crossref","is-referenced-by-count":0,"title":["XOR gates for low-energy and near-Vth operation"],"prefix":"10.1109","author":[{"given":"Azam","family":"Beg","sequence":"first","affiliation":[]},{"given":"Ajmal","family":"Beg","sequence":"additional","affiliation":[]},{"given":"Amr","family":"Elchouemi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313874"},{"key":"ref13","first-page":"628","article-title":"A 256-kb Sub-threshold in 65 nm CMOS","volume":"42","author":"calhoun","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/81.488816"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/82.996055","article-title":"Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates","volume":"49","author":"bui","year":"2002","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref17","first-page":"1","article-title":"Automating the sizing of transistors in CMOS gates for low-power and high-noise margin operation","author":"beg","year":"2014","journal-title":"Int J Circuit Theory Appl"},{"key":"ref18","first-page":"200","article-title":"New design methodologies for high speed low power XOR-XNOR circuits","volume":"55","author":"mishra","year":"2009","journal-title":"World Academy of Science Eng and Technology"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232809"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674657"},{"year":"2015","key":"ref27","article-title":"NGSpice mixed mode mixed level circuit simulator"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SMC.2014.6974032"},{"journal-title":"Practical Genetic Algorithms","year":"2004","author":"haupt","key":"ref6"},{"journal-title":"Adaptation in Natural and Artificial Systems","year":"1975","author":"holland","key":"ref5"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2009.02.001"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1972.1050260"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.835683"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICEDSA.2011.5959039"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2011.02.068"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2010.5670687"},{"journal-title":"Global Optimization Toolbox User's Guide","year":"2013","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"year":"2013","key":"ref26","article-title":"Berkeley Short-channel IGFET Model"},{"year":"2015","key":"ref25","article-title":"Predictive Technology Model"}],"event":{"name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","start":{"date-parts":[[2015,12,6]]},"location":"Cairo, Egypt","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7430153\/7440163\/07440246.pdf?arnumber=7440246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T05:32:02Z","timestamp":1498282322000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7440246\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/icecs.2015.7440246","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}