{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:30:12Z","timestamp":1725442212786},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/icecs.2015.7440269","type":"proceedings-article","created":{"date-parts":[[2016,3,29]],"date-time":"2016-03-29T20:53:22Z","timestamp":1459284802000},"page":"141-144","source":"Crossref","is-referenced-by-count":0,"title":["Automatic circuit generation for sequential logic debug"],"prefix":"10.1109","author":[{"given":"Helder H.","family":"Avelar","sequence":"first","affiliation":[]},{"given":"Paulo F.","family":"Butzen","sequence":"additional","affiliation":[]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988988"},{"key":"ref10","article-title":"Validating Logical Functionality of Sequential Circuits Using Finite State Machines","author":"avelar","year":"2014","journal-title":"Simp6sio SuI de Microeletronica"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2011","author":"weste","key":"ref6"},{"key":"ref11","article-title":"Circuit Design for Testing Standard Cell Libraries","author":"ribas","year":"2011","journal-title":"WCAS 30 Agosto"},{"key":"ref5","first-page":"98","article-title":"Design for Testability - A Survey","author":"willians","year":"1982","journal-title":"IEEE Transactions on Computers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512637"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17752-1_5"},{"journal-title":"Sistemas Digitais","year":"2008","author":"vahid","key":"ref7"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831498"},{"article-title":"On-Silicon Testbench for Validation of Soft Logic Cell Libraries","year":"2008","author":"bavaresco","key":"ref1"}],"event":{"name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","start":{"date-parts":[[2015,12,6]]},"location":"Cairo","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7430153\/7440163\/07440269.pdf?arnumber=7440269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:37:55Z","timestamp":1490081875000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7440269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icecs.2015.7440269","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}