{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:36:55Z","timestamp":1761989815919,"version":"build-2065373602"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/icecs.2015.7440321","type":"proceedings-article","created":{"date-parts":[[2016,3,29]],"date-time":"2016-03-29T20:53:22Z","timestamp":1459284802000},"page":"352-355","source":"Crossref","is-referenced-by-count":6,"title":["Optimal combination of dedicated multiplication blocks and adder trees schemes for optimized radix-2m array multipliers realization"],"prefix":"10.1109","author":[{"given":"Anderson","family":"Martins","sequence":"first","affiliation":[]},{"given":"Mateus","family":"Fonseca","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"Costa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/iccsp.2013.6577045"},{"year":"1999","author":"parhi","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ARITH.1989.72815"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.4304\/jcp.5.10.1502-1509"},{"key":"ref4","article-title":"4–2 Carry-Save Adder Module","author":"weinberger","year":"1981","journal-title":"IBM Technical Disclosure Bulletin"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/12.8722"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ACSSC.1994.471512"},{"key":"ref5","first-page":"1","article-title":"Combination of Radix-2m Multiplier Blocks and Adder Compressors for the Design of Efficient 2's Complement 64-bit Array Multipliers","author":"pieper","year":"2013","journal-title":"Symposium on Integrated Circuits and Systems Design"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"7","DOI":"10.9790\/2834-0310711","article-title":"A High Speed Wallace Tree Multiplier Using Modified Booth Algorithm for Fast Arithmetic Circuits","volume":"3","author":"rao m","year":"2012","journal-title":"Journal of Electronics and Communication Engineering"},{"key":"ref7","first-page":"1","article-title":"Efficient Dedicated Multiplication Blocks for 2's Complement Radix-16 and Radix-256 Array Multipliers. 2nd International Conference on Signals, Circuits and Systems","author":"pieper","year":"2008"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref1","first-page":"112","article-title":"A New Architecture for Signed Radix 2m Pure Array Mutipliers","author":"costa","year":"2002","journal-title":"Int Conf on Computer Design ICCD IEEE"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICCCNT.2013.6726527"}],"event":{"name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","start":{"date-parts":[[2015,12,6]]},"location":"Cairo, Egypt","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7430153\/7440163\/07440321.pdf?arnumber=7440321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T05:32:01Z","timestamp":1498282321000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7440321\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icecs.2015.7440321","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}