{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:06:13Z","timestamp":1725433573616},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/icecs.2015.7440341","type":"proceedings-article","created":{"date-parts":[[2016,3,29]],"date-time":"2016-03-29T20:53:22Z","timestamp":1459284802000},"page":"433-436","source":"Crossref","is-referenced-by-count":2,"title":["Binary floating point verification using random test vector generation based on SV constraints"],"prefix":"10.1109","author":[{"given":"Khaled","family":"Nouh","sequence":"first","affiliation":[]},{"given":"Hossam A. H.","family":"Fahmy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757585"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AICCSA.2011.6126614"},{"year":"2009","key":"ref12","article-title":"FPU 100: overview"},{"journal-title":"IEEE Std 1800-2012 (Revision of IEEE Std 1800-2009) IEEESTD","article-title":"IEEE Standard for SystemVerilog––Unified Hardware Design, Specification, and Verification Language","year":"2013","key":"ref13"},{"year":"2012","key":"ref14","article-title":"Floating Point Add\/Subtract"},{"article-title":"JOP: A Java Optimized Processor for Embedded Real-Time Systems","year":"2005","author":"schoeberl","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.372360"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EAMTA.2014.6906084"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.165"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1990.523389"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270216"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2001.972817"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2007.20"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2003.1252469"},{"journal-title":"IEEE Std 754-2008","article-title":"IEEE Standard for Floating-Point Arithmetic","year":"2008","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.38"}],"event":{"name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","start":{"date-parts":[[2015,12,6]]},"location":"Cairo, Egypt","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7430153\/7440163\/07440341.pdf?arnumber=7440341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:30:57Z","timestamp":1490081457000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7440341\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icecs.2015.7440341","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}