{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:48:09Z","timestamp":1761562089271},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/icecs.2015.7440354","type":"proceedings-article","created":{"date-parts":[[2016,3,29]],"date-time":"2016-03-29T20:53:22Z","timestamp":1459284802000},"page":"486-489","source":"Crossref","is-referenced-by-count":3,"title":["Incremental layout-aware analog design methodology"],"prefix":"10.1109","author":[{"given":"Mohannad","family":"Elshawy","sequence":"first","affiliation":[]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2011.6123103"},{"key":"ref6","first-page":"1156","article-title":"Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction","author":"louren\u00e7o","year":"2015","journal-title":"Proc of DATE Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2009.5404119"},{"key":"ref8","first-page":"169","author":"drennan","year":"2006","journal-title":"Custom Integrated Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038592"},{"journal-title":"Taming the Challenges of 20nm Custom\/Analog Design white paper cadence com","year":"0","key":"ref2"},{"journal-title":"Calibre User Manual Mentor Graphics Corporation","year":"0","key":"ref9"},{"journal-title":"SoC Silicon and Software Design Cost Analysis How Rising Costs Impact SoC Design Starts SEMICO SC101&#x2013;15","year":"2015","key":"ref1"}],"event":{"name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","start":{"date-parts":[[2015,12,6]]},"location":"Cairo, Egypt","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7430153\/7440163\/07440354.pdf?arnumber=7440354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T08:07:06Z","timestamp":1490083626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7440354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icecs.2015.7440354","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}