{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:42:45Z","timestamp":1725777765729},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/icecs.2015.7440360","type":"proceedings-article","created":{"date-parts":[[2016,3,29]],"date-time":"2016-03-29T20:53:22Z","timestamp":1459284802000},"page":"500-501","source":"Crossref","is-referenced-by-count":3,"title":["A low-power high-speed charge-steering ADC-based equalizer for serial links"],"prefix":"10.1109","author":[{"given":"Mostafa M.","family":"Ayesh","sequence":"first","affiliation":[]},{"given":"Sameh A.","family":"Ibrahim","sequence":"additional","affiliation":[]},{"given":"Hani F.","family":"Ragai","sequence":"additional","affiliation":[]},{"given":"Mohamed M.","family":"Rizk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"268","article-title":"A 7.5-GS\/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65nm CMOS","author":"chung","year":"2009","journal-title":"VLSIC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280767"},{"key":"ref10","article-title":"An 8Gbps Discrete Time Linear Equalizer","author":"ismail","year":"2015","journal-title":"MWSCAS"},{"year":"0","key":"ref6"},{"key":"ref5","first-page":"288","article-title":"10Gb\/s Serial 1\/O Receiver Based on Variable Reference ADC","author":"chen","year":"2011","journal-title":"VLSIC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282153"},{"key":"ref7","first-page":"380","article-title":"A 69.5mW 20GS\/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32nm CMOS SOl","author":"chen","year":"2014","journal-title":"ISSCC Dig of Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280831"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.826812"},{"key":"ref1","first-page":"436","article-title":"A 12.5 Gb\/s SerDes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery","author":"harwood","year":"2007","journal-title":"ISSCC Dig of Tech Papers"}],"event":{"name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","start":{"date-parts":[[2015,12,6]]},"location":"Cairo, Egypt","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7430153\/7440163\/07440360.pdf?arnumber=7440360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:37:55Z","timestamp":1490081875000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7440360\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icecs.2015.7440360","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}