{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T11:08:40Z","timestamp":1768993720644,"version":"3.49.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/icecs.2015.7440400","type":"proceedings-article","created":{"date-parts":[[2016,3,29]],"date-time":"2016-03-29T20:53:22Z","timestamp":1459284802000},"page":"649-652","source":"Crossref","is-referenced-by-count":1,"title":["A MAC unit with double carry-save scheme suitable for 6-input LUT based reconfigurable systems"],"prefix":"10.1109","author":[{"given":"Ugur","family":"Cini","sequence":"first","affiliation":[]},{"given":"Olcay","family":"Kurt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Algorithms and Design Methods for Digital Computer Arithmetic","author":"parhami","year":"2012"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1007\/BF00927839","article-title":"Carry-Save Architectures for High-Speed Digital Signal Processing","volume":"3","author":"noll","year":"1991","journal-title":"Journal of VLSI Signal Processing"},{"key":"ref12","year":"2011","journal-title":"Advanced Synthesis Cookbook Altera Corporation"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674925"},{"key":"ref14","article-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"weste","year":"2010"},{"key":"ref15","article-title":"Arithmetic Structures Using Redundant Numbers & Multivalued Circuits","author":"cini","year":"2014"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2001.952368"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5410903"},{"key":"ref18","year":"2010","journal-title":"Altera Corp DSP Blocks in Stratix III Devices"},{"key":"ref4","first-page":"61","article-title":"Design and implementation of 16-bit fixed point digital signal processor","volume":"2","author":"lee","year":"2008","journal-title":"International SoC Design Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/81.260217"},{"key":"ref6","year":"2011","journal-title":"Altera Corp Stratix Device Handbook"},{"key":"ref5","year":"2012","journal-title":"Xilinx Virtex-6 Family Overview"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.966499"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(00)00015-8"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439283"},{"key":"ref1","article-title":"VLSI Digital Signal Processing Systems","author":"parhi","year":"1999"},{"key":"ref9","article-title":"Digital Arithmetic","author":"ercegovac","year":"2003"}],"event":{"name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","location":"Cairo, Egypt","start":{"date-parts":[[2015,12,6]]},"end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7430153\/7440163\/07440400.pdf?arnumber=7440400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T05:32:03Z","timestamp":1498282323000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7440400\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icecs.2015.7440400","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}